Delay, power, skew, area and sensitivity are the most important concerns in current clock-tree design. We present in this paper an algorithm for simultaneously optimizing the above objectives by sizing wires and buffers in clock trees. Our algorithm, based on Lagrangian relaxation method, can optimally minimize delay, power and area simultaneously with very low skew and sensitivity. With linear storage overall and linear runtime per iteration, our algorithm is extremely economical, fast and accurate; for example, our algorithm can solve a 6201-wire-segment clock-tree problem using about 1-minute runtime and 1.3-MB memory and still achieve pico-second precision on an IBM RS/6000 workstation.
INTRODUCTION
Delay, skew, power, area and skew sensitivity are the most important concerns in current clock-tree design. With the increasing complexity of synchronous ASICs, clock skew and clock-signal delay have become important factors in determining circuit performance [2, 4, 10, 17] . Wire width process variations during fabrication can significantly impact the delay and skew; thus, it is important to consider the sensitivity of a design to inter-chip process variations [13] . As reported in Ref. [7] , power dissipation of a clock tree play a key role in overall chip's power dissipation. Therefore, it is desirable to simultaneously consider delay, skew, power, area and sensitivity in clock-tree design.
Algorithms for routing-tree optimization have been proposed in much of the literature recently [3, 4, 5, 12, 13, 15, 17] . The works in Refs. [3, 5, 12, 15] are designed for general routing tree, hence, they cannot handle clock tree issues such as skew and sensitivity. Although Refs. [4, 13, 14, 17] consider sensitivity, skew and/or delay, most of these algorithms only size wires and do not minimize power and area. Moreover, existing algorithms suffer long runtime and large storage requirements. For example, Refs. [13, 17] convert the skew minimization problem into the least-squares minimization problem. However, due to the storage and inversion of large gradient matrices, their respective runtime per iteration and storage requirements are about cubic and quadratic in the problem size.
We present in this paper an algorithm for simultaneously optimizing the above-mentioned objectives by sizing wires and buffers in clock trees. Our algorithm, based on the Lagrangian relaxation method, can simultaneously optimize delay, power and area with very low skew and sensitivity; it relaxes the constraints scaled with Lagrangian multipliers into its objective function and then iteratively solve the subproblems resulted from dynamically adjusting the Lagrangian multipliers. Our algorithm is extremely fast, economical and accurate; it requires only linear storage overall and linear runtime per iteration for adjusting wire and buffer sizes. For example, we can solve a 6201-wire-segment clock-tree problem in about 1-min runtime and 1.3-MB memory and still guarantee pico-second precision on an IBM RS/6000 workstation.
PRELIMINARIES
We use the following notations in this paper.
. T: A clock tree with a driver w 0 at the root (source) and a set of s sinks {N 1 ; N 2 ; . . .; N s }: . w i : i-th wire segment or buffer. w i is a wire segment when 1 # i # n; or a buffer when n þ 1 # i # n þ m or i ¼ 0: . x i , l i : Size and length of w i , respectively. . l: l ¼ ðl 1 ; l 2 ; . . .; l s Þ is the Lagrange-multiplier vector. . x: x ¼ ðx 0 ; x 1 ; x 2 ; . . .; x nþm Þ is a wire-and buffer-sizing solution. . r i : Resistance of wire per unit length at unit width, when 1 # i # n; resistance of unit-size buffer, when i ¼ 0 or n þ 1 # i # n þ m: . e i : Area capacitance of wire per unit square, when 1 # i # n; capacitance of unit-size buffer, when i ¼ 0
Upper bound and lower bound of the size of w i , respectively, i.e. L i # x i # U i ; 0 # i # n þ m: . P i : All wires and buffers on the path from the source to sink N i (including N i ). . T i : All wires and buffers in the subtree of T rooted at w i (excluding w i ). . parent(w i ): Parent of w i .
. Child(w i ): Set of w i 's children.
. Ans(w i ): All wires or buffers on the path from w i to the nearest upstream buffer or the root (excluding w i ). . Dec(w i ): All wires, buffers or sinks on the paths from w i to the neighboring downstream buffers or sinks (excluding w i ).
where c j is the capacitance of sink N j , 1 # j # s: . A: Area of a clock tree;
See Fig.1 for an illustration of R i and C i . We use a distributed resistance -capacitance (RC) segment to represent a branch of a clock tree (see Fig. 2 (a)). The distributed RC segment can be modeled as an equivalent lumped p-circuit. The lumped resistance and capacitance of the p-model of an RC segment w i are approximated by r i l i /x i and e i x i l i , respectively. We use the switch-resistor model to compute buffer delays (see Fig.  2 (b)) and apply the Elmore delay model [8] to approximate signal delays in a subtree. Given a distributed RC routing tree T, its signal delay at sink N i is computed by
In practical CMOS applications, capacitive dissipation (due to charging and discharging of load capacitances) usually dominates the other types of power dissipation [5] . Hence, we consider only the capacitive dissipation in this paper. Given a clock tree, its power dissipation P can be approximated by P < fC tot V 2 dd ; where f is the clock frequency and C tot is the total capacitance of the tree.
Clock skew is defined as the maximum difference in the delays from the clock source to clock sinks; that is, the skew of a clock tree, S ¼ max i; j jD i 2 D j j: Given wire width w, the skew sensitivity, D, is defined as the maximum difference between skews under varying values of w due to process variations [4] . The goal of sensitivity minimization is to find an optimal w such that D is minimized.
This paper addresses the clock-tree wire-and buffersizing problem, targeting multiple objectives such as delay, skew, power, area and sensitivity. We give the formulation for the wire-and buffer-sizing problem as follows:
The Clock-Tree Wire-and Buffer-Sizing Problem Given: A clock tree T with the source N 0 and sinks {N 1 ; N 2 ; . . .; N s }; wire segments {w 1 ; w 2 ; . . .; w n }; buffers {w 0 ; w nþ1 ; w nþ2 ; . . .; w nþm }; upper bounds {U 0 ; U 1 ; . . .; U nþm }; and lower bounds {L 0 ; L 1 ; . . .; L nþm }:
Objective: Find an x that minimizes max 1#i#s D i ; S, P, A and/or D.
An example of Clock-Tree Wire-and Buffer-Sizing Problem Figure 3 illustrates an example of clock trees with source N 0 . There are three sinks (N 1 , N 2 and N 3 ), five wires (w 1 , w 2 , w 3 , w 4 and w 5 ), and two buffers (w 0 , w 6 ) in this clock tree. The goal is to find a set of wire and buffer sizes to minimize max 1#i#s D i ; S, P, A and/or D.
DELAY/POWER/AREA MINIMIZATION
We formulate the wire-and buffer-sizing problem for simultaneous delay, power and area minimization as follows:
where a, b and g are the given constants. Note that D max is a variable we introduced to minimize maximum delay. As shown above, there are two sets of inequalities. The first set of s inequalities is used to ensure that every sink satisfies its delay constraint. The second set of inequalities is used to ensure that the size of every wire segment and buffer satisfies its size constraints.
By dividing both sides of the delay, lower bound, and upper bound constraints by D max , x i and U i , respectively, we can rewrite these constraints as ðD i ðxÞ=D max Þ # 1; ðL i =x i Þ # 1 and ðx i =U i Þ # 1: Hence, M becomes a geometric programming problem which can be reduced to a convex programming problem by an exponential transformation [6] . However, since general geometric programming solvers usually involve gradient matrices inversions, their storage and runtime requirements are at least quadratic and cubic in the problem size, respectively. Therefore, it is desirable to develop an efficient algorithm for solving this problem.
Our approach for solving M is based on Lagrangian relaxation [1, 9] . We relax the delay constraints into the objective function by introducing Lagrange multipliers l i 's, 1 # i # s; one for each delay constraint D i ðxÞ # D max : We have the Lagrangian-relaxation subproblem for M as follows:
For each l, let L(l ) be the optimal objective function value of M 0 . It is well known that L(l ) is a lower bound of the optimal objective value of M [1, 9] . On the other hand, any feasible solution of M is an upper bound of the optimal objective value. Hence, we can use these two bounds to evaluate the quality of a current solution and to determine the termination criteria. By the Kuhn -Tucker theory [11] and the fact that M is equivalent to a convex programming problem, we have the following theorem.
Theorem 1 ðx* ; D max * Þ is an optimal solution if and only if there exists a vector l* ¼ ðl 1 * ; l 2 * ; . . .; l s *Þ such that
Proof Since the objective function is a posynominal and the delay constraints are also posynominals after dividing both the sides with D max . M is a geometric programming problem which is equivalent to a convex programming problem under the following transformation x i ¼ e y i : Hence, a local minimum of M is a global minimum of M.
We write down Kuhn -Tucker conditions [11] for M 0 as follows:
D max * . 0; ð5Þ
By Eq. (1), we get
We can also rewrite Eq. (2) as follows:
Note that the terms that involve x i come from P w k [ansðw i Þ r k m k C k : In fact, only the term e i l i x i (the wire capacitance of w i ) and e i x i (the buffer capacitance of w i ) in C k contribute to the terms with x i , hence 
Since the terms that involve (1/x i ) only coming from r i m i C i , we have
( It is clear that A i (x*), and B i (x*) are independent of x i . Hence, we can rewrite (›L/›x i ) as follows:
where E i (x*) is independent of x i , since while fixing other variables, (›L/›x i ) is a convex function respect to a single variable x i . We know that the optimal x i * satisfies following equation:
Theorem 1 thus follows. A Based on the above analysis, we need to find x* and l* to solve Problem M. Once l i 's are assigned, we can compute x* based on Theorem 1 (5) . Hence, we can adopt a two-level approach to solve this problem: in the outer loop, we dynamically adjust sink weights l i 's; weight associated with each sink is proportional to the signal delay of the sink. In the inner loop, we find an optimal wire-and buffer-sizing solution for the given l i 's. With this in mind, we present the Lagrangian-relaxation-based algorithm shown in Fig. 4 ; the algorithm iteratively adjusts the multipliers based on the delay information associated with sinks and solves the corresponding Lagrangian relaxation subproblems. Our algorithm runs in O( pqn ) time using O(n ) storage, where p is the number of iterations (A3 -A6) in OWBA and q is the number of iterations (S2 -S3) in LRS. Empirically, the overall runtime approaches linear. We have the following theorem.
Theorem 2 Algorithm OWBA converges to a global optimal solution.
SKEW AND SENSITIVITY MINIMIZATION
By definition, clock skew S ¼ max i; j jD i 2 D j j: To reduce clock skew, we need not only to reduce signal delays but also to balance delays. We have the following formulation to minimize clock skew:
Since M1 introduces negative coefficients, it is no longer a geometric programming problem and hence there is no guarantee of convexity. For a non-convex problem, global optimal solution may not be found easily. We resort to the following heuristic approach. Following the Lagrangian relaxation procedure, we relax the delay constraints by bringing them into the objective function with associated Lagrange multipliers l i 's and s i 's, 1 # i # s; where l i and s i are the Lagrange multipliers associated with the delay constraint D i ðxÞ # D max and D i ðxÞ $ D min ; respectively. We have the Lagrangian relaxation subproblem for M1 as follows:
Hence, by repeatedly solving the Lagrangian relaxation subproblems, we can minimize clock skew.
Sensitivity is used to measure the influence of production variations. It can be measured by the first derivative of the signal delay with respect to wire (buffer) size which can be shown to be j1 i R i 2 ðr i l i C i =x 2 i Þj ðje i R i 2 ðr i C i =x 2 i ÞjÞ: Restricting the sensitivity of every wire (buffer) to be smaller than D max , we get je i R i 2
In our algorithm, we dynamically add the following constraints into Step S3 of LRS during execution: FIGURE 4 The optimal wire-and buffer-sizing algorithm.
.
While the above approaches reduce skew and sensitivity, they also tend to increase delay, power, area and runtime at the same time. In fact, we observe that Algorithm OWBA already significantly reduces skew and sensitivity while optimizing delay, power and/or area. Since Algorithm OWBA tends to allocate higher weights to sinks with longer delay and smaller weights to the ones with shorter delay. Consequently, the longer paths get more resources than the shorter ones. This effect directly balances the delays between different sinks and hence reduces clock skew. We observed that OWBA is a good heuristic for sensitivity minimization as well. To see this, let us consider delay minimization (i.e. a ¼ 1;
. Our algorithm essentially iteratively sizes all buffers and wire segments, one at a time (in Step S3 of LRS) while keeping the sizes of all other buffers/wire segments fixed. It can be proved that S3 not only optimally size a buffer/wire segment, it also simultaneously minimizes the sensitivity with respect to average delay.
EXPERIMENTAL RESULTS
We implemented our algorithm and tested on the five circuits r1-r5 used in Ref. [16] on an IBM RS/6000 workstation. The per micron resistance and capacitance used are 3 mV and 0.02 f F, respectively. The lower and upper bounds for wire widths are 1 and 10 mm, respectively. Table I lists the names of the circuits, numbers of wire segments in the circuits, delays, skews, sensitivity, runtimes and storage requirements. It shows that our algorithm, on the average, reduced the respective delay, skew and sensitivity by 595, 691 and 2582% after wire-sizing. Further, our algorithm is extremely fast and economical. For example, for the circuit r5 with 6201 wire segments, our algorithm needed only 67-second runtime and 1.3-MB storage to achieve 2.3-ps precision. In Fig. 5(a) ,(b), the runtime and storage requirements, respectively (represented by the vertical axis), are plotted as a function of the number of wire segments in a circuit (denoted by the horizontal axis). It shows that the runtime and storage requirements of our algorithm approach linear in the number of wire segments. Figure 6 shows the relationship among the maximum delays (D max ), the value of the L(l ) and clock skew at each iteration. The horizontal axis and the vertical axis represent the number of iterations and D max , L(l ), and skew (in pico second), respectively. The gap between D max and L(l ) is the error bounds of our algorithm. 
